It considers that it could not always statement in verilog code